





HE4EA Block Diagram




Option


Optional	Remark		
N/A	Mount	/SSD1	Support M.2 SSD1
/@	Ummount	/SSD2	Support M.2 SSD2
/Debug	Debug only	/EMMC	Support EMMC
/EMI	Reserved EMI part		
/UMA	Support UMA		
/VGA	Support VGA		
/SDP	Support SDP DRAM		
/DDP	Support DDP DRAM		
/U22	Support 2+2 CPU		
/U42	Support 4+2 CPU		
/14inch	Support 14"		
/15inch	Support 15"		
/TPM	Support TPM function		
/IOAC	Support IOAC		
/NON-IOAC	Not support IOAC		
/PTP	Support PTP		
/NON-PTP	Not support PTP		







	interleaved(Symbol default)	Non-interleaved
BYTE 0	ChannelB DQ[0..63] DQS/DQS#[0..7]	ChannelA DQ[16..31] DQS/DQS#[2,3]
BYTE 1		
BYTE 2		ChannelADQ[48..63] DQS/DQS#[6,7]
BYTE 3		
BYTE 4		ChannelB DQ[16..31] DQS/DQS#[2,3]
BYTE 5		
BYTE 6		ChannelB DQ[48..63] DQS/DQS#[6,7]
BYTE 7		









CPU(5)_+VDDQ/IO/SA








PEGATRON		Title : Block Diagram	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
BG1-HW RD		Engineer: <i>Kai_Shen</i>	
Size A	Project Name HE4EA		Rev 1.0
Date: Wednesday, March 29, 2017		Sheet 10 of 94	



LPDDR3 SOURCE

+1.2V
 +1.2V
 +V_VREF_CA_DIMM0
 +V_VREF_DQ_DIMM0
 +1.8V_LPDDR3
 +1.2V
 +1.2V




LPDDR3 1600 32Gb
 MICRON/EDFB232A1MA-GD-F-D
 12.5mm x 11.5mm



LPDDR3 Channel B



LPDDR3 1600 32Gb
MICRON/EDFB232A1MA-GD-F-D
12.5mm x 11.5mm



+0.6VS		+0.6VS	16,57,83
+1.2V		+1.2V	4,7,16,18,57,83
+1.8V_LPDDR3		+1.8V_LPDDR3	16
+V_VREF_CA_DIMM1		+V_VREF_CA_DIMM1	18
+V_VREF_DQ_DIMM1		+V_VREF_DQ_DIMM1	18

18 LPDDR3(3)_CA/DQ Voltage

+1.2V		+1.2V	4,7,16,17,57,83
+V_VREF_CA_DIMM0		+V_VREF_CA_DIMM0	16
+V_VREF_DQ_DIMM0		+V_VREF_DQ_DIMM0	16
+V_VREF_CA_DIMM1		+V_VREF_CA_DIMM1	17
+V_VREF_DQ_DIMM1		+V_VREF_DQ_DIMM1	17

M3: CPU driven VREF path is stuffed be default.
M1: VREF_DQ driven by a Voltage Divider Network during Processor power-off







Figure 4-52. KBL U and KBL Y LPDDR3 x32 Memory Down VREF-DQ and VREF-CA Overview





561280_KBL UY PDG Rev1_0

47nF on Page 16&17


RF requirement




RF requirement








Unmount R2013,R2009
Vendor Suggest Pull High Resistor Need To Close To TPM
PM_CLKRUN#, INT_SERIRQ Need To Pull 10Kohm To+3VS at Chipset Side







To implement UART for WIN7 WHCK requirement if need
Please refer to Intel document #548689 - RVP5




PEGATRON		Title : PCH(2)_ISH	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
PG1-HW RD		Engineer: Kai_Shen	
Size C	Project Name HE4EA	Rev 1.0	
Date: Friday, April 07, 2017		Sheet 21 of 94	




PCH(4)_USB/PCIE/SATA

+3VS
+3VSUS

3,4,20,21,22,24,30,31,32,36,41,44,45,48,49,50,51,53,56,57,62,64,74,87,91,92
4,20,21,22,24,25,26,28,30,31,41,51,53,62,74,81,92



If SATA driver need change port,
Also must change reltaed "DEVSLP and SATAXPICIE" pin





Capture from 545659_545659_SKL_PCH_LP_EDS_Rev1_0_pub
Please refer the latest Doc.


Table 1-2. PCH-LP SKUs (Sheet 2 of 2)

Features	Base-U	Premium-U	Premium-Y
Total Intel® RST capable PCIe and SATA Express ⁴ Storage Devices	0	2	2
Notes: 1. USB 2.0 port numbers: 1-8 2. USB 2.0 port numbers: 1-10 3. USB 2.0 port numbers: 1-6 4. SATA Express Capable Ports (x2)			


Table 1-3. PCH-LP HSIO Detail

SKU	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Base-U	USB 3.0/ OTG	USB 3.0/ SSIC	USB 3.0	USB 3.0	PCIe/ USB 3.0	PCIe/ USB 3.0	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe/ SATA	PCIe/ SATA	PCIe/ LAN	PCIe/ LAN	N/A	N/A
Premium-U	USB 3.0/ OTG	USB 3.0/ SSIC	USB 3.0	USB 3.0	PCIe/ USB 3.0	PCIe/ USB 3.0	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe/ SATA	PCIe/ SATA	PCIe/ LAN	PCIe/ LAN	PCIe/ SATA	PCIe/ SATA
Premium-Y	USB 3.0/ OTG	USB 3.0/ SSIC	USB 3.0	USB 3.0	PCIe/ USB 3.0	PCIe/ USB 3.0	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe/ SATA	PCIe/ SATA	PCIe/ LAN	PCIe/ LAN	N/A	N/A







In Table 42-1 of PDG (#561280, Rev1p0) PROCPWRGD is PCH to CPU, but KBL-U don't has this pin at CPU side. we assume it's conted in MCP package. So follow CRB to reserve TP only.



PCH_PWROK logic






26 PCH(7)_POWER

Table 10-5. SKL U / SKL Y PCH-LP
VCCMPHY_1p0 Icc Adder Per HSIO Lane


Icc (A)	Details
0.064	All HSIO disabled.
0.154	Each PCIe Gen3 Lane
0.102	Each PCIe Gen2 Lane
0.132	Each USB3 Port
0.099	SSIC
0.044	GbE Port
0.132	Each SATA Gen3 Port

PCIe Gen3 Lane X10
USB3 Port X3
All HSIO disabled (basic consumption)
 $= 0.154 \times 10 + 0.132 \times 3 + 0.064$
 $= 2 \text{ A}$





PCH SMBus





+3V		+3V	25,45,57,91
+3VS		+3VS	3,4,20,21,22,23,24,30,32,36,41,44,45,48,49,50,51,53,56,57,62,64,74,87,91,92
+3VA		+3VA	24,28,30,36,53,57,67,81,88,93
+5VS		+5VS	36,45,48,50,57,69,80,87,91
+12VS		+12VS	57,91


KEYBOARD_LED#	
1	KB w/o BL
0	KB w/ BL




+5VS_KB_BL trace >20mils




30mA




For Acer PTP Design Guide
Lid_SW# Need To Close TP Function




Touch Pad Wake Up S3








For Acer PTP Design Guide
Reserve EC TP Enable Schematic







+1.8VS		+1.8VS	49,57,91
+3VS		+3VS	3,4,20,21,22,23,24,30,31,32,41,44,45,48,49,50,51,53,56,57,62,64,74,87,91,92
+3VA		+3VA	24,28,30,31,53,57,67,81,88,93
+5VS		+5VS	31,45,48,50,57,69,80,87,91
+VCC_RTC		+VCC_RTC	24,25,26,60




Universal Audio Jack



Close to CON3701




Internal Speaker





Trace width for SPK-L+/SPK-L-/SPK-R+/SPK-R-
Speaker 4 ohm : 40mil

RC Filtter Close To Codec For EMI Solution









USB3.1 Type C TPS25810

Need sufficient bypass capacitor
(with sufficiently low ESR) to handle voltage droop.
Reference schematic use 120uF.




FAULTb pin is an open drain output that assert (active low) when device OUT current exceeds its programmed value and/or over temperature threshold is crossed.




USB3 Connector (Diff. Z = 85 ohm)


A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	A12
GND	TX1+	TX1-	Vbus	CC1	D+	D-	SBU1	Vbus	RX2-	RX2+	GND
B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1
GND	RX1+	RX1-	Vbus	SBU2	D-	D+	CC2	Vbus	TX2-	TX2+	GND



Controller circuit




Camera




eDP HPD




Touch panel



LCD_VCC for eDP




Check PCH/FCH or CPU PM











eDP Connector

NOTE:
Entire trace of Panel_VCC & LCD_VCC should be wider than 80-mil

Camera





Output pre-emphasis setting; Internal pull down at ~150k Ω , 3.3V I/O.
L: no pre-emphasis
H: 2.5dB pre-emphasis

Receiver equalization setting; Internal pull down at ~150k Ω , 3.3V I/O.
L: programmable EQ for channel loss up to 12.4dB @ 3Gbps
H: programmable EQ for channel loss up to 4.3dB @ 3Gbps
M: programmable EQ for channel loss up to 8.6dB @ 3Gbps


DC coupling enable; Internal pull down at ~150k Ω , 3.3V I/O.
L: default, AC coupling input
H: DC coupling input

<Variant Name>


PEGATRON Title : HDMI-4K2K
PEGATRON PROPRIETARY AND CONFIDENTIAL

Size Project Name **HE4EA** Rev 1.0
Custom

Date: Friday, April 07, 2017 Sheet 48 of 94





+1.8VS		+1.8VS	36,57,91
+3VS		+3VS	3,4,20,21,22,23,24,30,31,32,36,41,44,45,48,50,51,53,56,57,62,64,74,87,91,92
+12VSUS		+12VSUS	28,81,91



U4901B			
A1	NC_1	NC_54	H12
A10	NC_2	NC_55	H13
A11	NC_3	NC_56	H14
A12	NC_4	NC_57	H2
A13	NC_5	NC_58	H3
A14	NC_6	NC_59	J1
A2	NC_7	NC_60	J12
A8	NC_8	NC_61	J13
A9	NC_9	NC_62	J14
B1	NC_10	NC_63	J2
B10	NC_11	NC_64	J3
B11	NC_12	NC_65	K1
B12	NC_13	NC_66	K12
B13	NC_14	NC_67	K13
B14	NC_15	NC_68	K14
B7	NC_16	NC_69	K2
B8	NC_17	NC_70	K3
B9	NC_18	NC_71	L1
C1	NC_19	NC_72	L12
C10	NC_20	NC_73	L13
C11	NC_21	NC_74	L14
C12	NC_22	NC_75	L2
C13	NC_23	NC_76	L3
C14	NC_24	NC_77	M1
C3	NC_25	NC_78	M10
C7	NC_26	NC_79	M11
C8	NC_27	NC_80	M12
C9	NC_28	NC_81	M13
D1	NC_29	NC_82	M14
D12	NC_30	NC_83	M2
D13	NC_31	NC_84	M3
D14	NC_32	NC_85	M7
D2	NC_33	NC_86	M8
D3	NC_34	NC_87	M9
E1	NC_35	NC_88	N1
E12	NC_36	NC_89	N10
E13	NC_37	NC_90	N11
E14	NC_38	NC_91	N12
E2	NC_39	NC_92	N13
E3	NC_40	NC_93	N14
F1	NC_41	NC_94	N3
F12	NC_42	NC_95	N6
F13	NC_43	NC_96	N7
F14	NC_44	NC_97	N8
F2	NC_45	NC_98	N9
F3	NC_46	NC_99	P1
G1	NC_47	NC_100	P11
G12	NC_48	NC_101	P12
G13	NC_49	NC_102	P13
G14	NC_50	NC_103	P14
G2	NC_51	NC_104	P2
H1	NC_52	NC_105	P8
H2	NC_53	NC_106	P9


THGBMGG9T4LBAIR
05V000000095
/eMMC



50 Thermal_Fan


G709 Thermal Sensor

+3VS +3VS 3,4,20,21,22,23,24,30,31,32,36,41,44,45,48,49,51,53,56,57,62,64,74,87,91,92
+5VS +5VS 31,36,45,48,57,69,80,87,91




temp setting : 80 degree
 $RSET(k\Omega) = 0.0012T2 - 0.9308T + 96.147$

PWM FAN



51
SSD1



SSD type detection		
Interface	Device side	PCH side
PCIe	Hi-z	H
SATA	L	L
NO SSD	Hi-z	H

PCIe M.2 Electrical Mechanical Spec Rev 0.9-3 07312013 RS_Clean


Table 46. Socket 2 Module Configuration Table

Module Configuration Decodes				Module Type and Main Host Interface ¹	Port Configuration ²
CONFIG_0 (Pin 21)	CONFIG_1 (Pin 69)	CONFIG_2 (Pin 75)	CONFIG_3 (Pin 1)		
0	0	0	0	SSD - SATA	N/A
0	1	0	0	SSD - PCIe	N/A



36.3.2.3 PEDET Guidelines

PEDET is the interface detected used by PCH to determine the communication protocol that the M.2 card uses; PCIe* signaling (high) or SATA signaling (low) in conjunction with a platform located pull-up resistor.

Figure 36-6. PEDET Circuitry Example



For Skylake platforms, need to implement the polarity inversion on the board using a NOT gate IC so that PCH will correctly interpret the interface detect signaling from the M.2 device.






Reserve for reversal.
If BIOS can set reversal, unmount these parts.


PEGATRON		Title:
PEGATRON PROPRIETARY AND CONFIDENTIAL		BG1-HW3 RD
Engineer:		Kai_Shen
Size	Project Name	Rev
C	HE4EA	1.0
Date:	Friday, April 07, 2017	Sheet 51 of 94

SSD2

52 USB3.0






PLACE ESD Diodes near USB Connector




USB 3.0 ports x 1 with Sleep & Charge Left_Down

Device	Pega No.	VX No.
SLGC55544CVTR	0629-00TJ000	06V290000089 (Default)




PLACE ESD Diodes near USB Connector




U5202 Close To CON5202







53 PCIE_WLAN_BT




+3V_WLAN_WP1 bypass capacitor:
Place 0.1uF near pin 2,4
Place 10uF near +3V_WLAN_WP1 source side.




Place 0.1uF near pin 72,74.
Place 10uF near +3V_WLAN_WP1 source side.






PCIE Re-driver



Discharge Circuit




+3VA		+3VA	24,28,30,31,36,53,67,81,88,93
+5VS		+5VS	31,36,45,48,50,69,80,87,91
+3VS		+3VS	3,4,20,21,22,23,24,30,31,32,36,41,44,45,48,49,50,51,53,56,62,64,74,87,91,92
+VCCIO		+VCCIO	3,5,7,9,91
+0.6VS		+0.6VS	16,17,83
+1.8VS		+1.8VS	36,49,91
+12VS		+12VS	31,91
+12V		+12V	4,91
+3V		+3V	25,31,45,91
+1.0V		+1.0V	3,5,7,9,25,32,91
+1.8V		+1.8V	16,91
+1V8_AON		+1V8_AON	70,72,74,75,87,90,91
+1V8_MAIN		+1V8_MAIN	70,71,72,74,75,91
+3V3_MAIN		+3V3_MAIN	74,85,91
+NVVDD		+NVVDD	75,87
+FBVDDQ		+FBVDDQ	71,75,76,77,86
+PEX_VDD		+PEX_VDD	70,71,72,85



60 DC_BAT_CONN




DC Jack WTB CONN



+A/D_DOCK_IN
+BAT_CON
+VCC_RTC

+A/D_DOCK_IN 88
+BAT_CON 88
+VCC_RTC 24,25,26,36

Battery Connector



5

4

3

2

1

61

D

C

B

A

Title			
<Title>			
Size	Document Number		Rev
A	HE4EA		1.0
Date:	Friday, April 07, 2017		Sheet 61 of 94

5






4

3

2

1


TPM NPCT650



TPM

VDD: Power the I/O buffers of the GPIO ports and the Host Interface
VSB: Standby 3.3V Power Supply. Powers the on-chip Core.

TPM Power Sequence



NOTE: RESET# is LRESET#,
SPI_RST# or SRESET#.

NOTE:

- NOTE:
- 1) For TPM 1.2:
The TPM VSB pin must be connected to the system's standby voltage (existing at S3 power state).
 - 2) For TPM 2.0:
It is recommended to connect the TPM VSB pin to the system's standby voltage to improve performance.
 - 3) TPM VDD pins should be connected to the same power rail that feeds the Chipset LPC interface.
 - 4) RESET# must be asserted for at least 5 msec after VSB power-up.
 - 5) VSB may come up anytime before VDD power-up, but not after VDD power-up.
 - 6) RESET# may be asserted together with VDD power negation, but should not at any point exceed 0.5V above the VDD power level.

PEGATRON Title : **TPM NPCT650**

Engineer: *Kai_Shen*

Size B	Project Name HE4EA	Rev 1.0
------------------	------------------------------	-------------------

Date: Friday, April 07, 2017

Sheet 62 of 94

63

D

D

C

C

B




B

A

A


Title			
<Title>			
Size	Document Number		Rev
A	HE4EA		1.0
Date:	Friday, April 07, 2017		Sheet 63 of 94

64 DB CONN




5					4					3					2					1				
65																								
D																								
C																								
B																								
A																								


66 IO Board Card Reader




POWER LED





Charger LED




POWER LED



Charger LED




USB 2.0



68 ME Hole


靠近M.2 CONN





鎖IOPORT SHIELDING螺絲孔




2.5X3.0 橢圓孔




Main shielding 定位孔




2.5 圓孔



Audio Jack下孔




斷熱孔




主板PTH孔




CPU NUT




GPU NUT






Main Shielding NUT



Clip



69 Finger printer






Pin	Definition
1	+PP_VCC
2	USBP
3	USBN
4	GND
5	NC
6	NC


+1V8_AON
+1V8_MAIN
+PEX_VDD

+1V8_AON
+1V8_MAIN
+PEX_VDD


57,72,74,75,87,90,91
57,71,72,74,75,91
57,71,72,85










VGA_DISPLAY





PEGATRON Title : VGA_DISPLAY		
PEGATRON PROPRIETARY AND CONFIDENTIAL		
BG1-NB4		Engineer: Kai_Shen
Size A	Project Name HE4EA	Rev 1.0
Date: Friday, April 07, 2017		Sheet 73 of 94

The schematic shows the internal circuitry of the GPIO1_QC6FEN pin. It features two input buffers, U7436 and U7442, both UM6K1M81D1TN. The input signal from the pin is connected to the non-inverting inputs of both buffers. The output of U7436 is connected to GND. The output of U7442 is connected to the +FBVDDQ_ENABLE signal through a 1MΩ resistor. A pull-up resistor R7446 (100KΩ) connects the input signal to +3V0. A pull-down resistor R7436 (10KΩ) connects the input signal to GND. The output of U7442 is also connected to GND through a 1MΩ resistor.

[illegible][illegible]

PAGETON DT-MB RESTRICTED SECRET -Variant Name-			
PAGETON		Title : <i>NVDA MISC/GPIO</i>	
Pegaton Corp.		Engineer: <i>Kai_Shen</i>	
Size	Project Name <i>HE4EA</i>	Rev <i>1.0</i>	
Date	<i>Friday, April 07, 2017</i>		Sheet <i>74</i> of <i>94</i>







VGA_FBA_GDDR5_32-bit_02

+FBVDDQ  +FBVDDQ 57,71,75,76,86

Non-Mirrored / Mirrored




78 N/A




PEGATRON		Title : N/A	
BG1-HW RD		Engineer: Kai_Shen	
Size	Project Name		Rev
A	HE4EA		1.0
Date: Wednesday, March 29, 2017		Sheet	78 of 94

79 N/A




PEGATRON		Title : N/A	
BG1-HW RD		Engineer: Kai_Shen	
Size	Project Name		Rev
A	HE4EA		1.0
Date: Wednesday, March 29, 2017		Sheet	79 of 94


VCORE & VCCGT & VCCSA POWER SUPPLY



5VO & 3VO POWER SUPPLY



+1.0VSUS POWER SUPPLY



<Variant Name>


PEGATRON Title : **P82_+1.0VSUS & +2.5V**
 PEGATRON PROPRIETARY AND CONFIDENTIAL

Engineer: Adams Lin

Size Custom	Project Name HE4EA	Rev 11
----------------	------------------------------	-----------

Date: Wednesday, March 29, 2017 Sheet 82 of 94





DDR & VTT POWER SUPPLY




SKU	Load current (A)	Low-side MOSFET (pcs)	Output 22uF/6.3V MLCC (pcs)
UMA	0 ~ 5	1	5
DSC	0 ~ 8	2	6

VID	Reference Voltage (V)
High	0.675
Low	0.75


1.8VSUS POWER SUPPLY




PEX_VDD POWER SUPPLY




FBVDDQ POWER SUPPLY



VGA_CORE POWER SUPPLY



BATTERY CHARGER



PROCHOT SET


2016.2.25 +5VO, +-5%

45W adaptor (110%): $I_{out}=20 \times 0.01 \times 2.6=0.52V$
R8823=11.8K; Typ=0.528V, Max=0.553V, Min=0.503V

65W adaptor (120%): $I_{out}=20 \times 0.01 \times 4.104=0.82V$
R8823=19.6K; Typ=0.819V, Max=0.875V, Min=0.765V


65W adaptor 要上件 45W adaptor 要上件

89 N/A




PEGATRON		Title : N/A	
BG1-HW RD		Engineer: Kai_Shen	
Size	Project Name		Rev
A	HE4EA		1.0
Date: Wednesday, March 29, 2017		Sheet	89 of 94


1V8_AON POWER SUPPLY




SUSB#_PWR POWER
SUSC#_PWR POWER




DSC_VGA_PWR POWER




SUSB#_PWR POWER Control



SUSC#_PWR POWER Control



POWER GOOD DETECTOR




<Variant Name>


PEGATRON Title : POWER_PROTECT		
PEGATRON PROPRIETARY AND CONFIDENTIAL		
Engineer: Adams Lin		
Size Custom	Project Name HE4EA	Rev 1.1
Date:	Wednesday, March 29, 2017	Sheet 92 of 94

+A/D_DOCK_IN		+A/D_DOCK_IN	60,88
+BAT_CON		+BAT_CON	60,88
+AC_BAT_SYS		+AC_BAT_SYS	45,80,81,82,83,86,87,88
+5VA		+5VA	64,81
+3VA		+3VA	24,28,30,31,36,53,57,67,81,88
+5VO		+5VO	81,82,83,86,88,91
+3VO		+3VO	74,81,84,85,90,91
+1.8VO		+1.8VO	84,91
+1.8VO_VGA		+1.8VO_VGA	90
+1.35VO_VGA		+1.35VO_VGA	86
+1.2VO		+1.2VO	83
+1.0VO		+1.0VO	82,91
+1.0VO_VGA		+1.0VO_VGA	85
+0.6VO		+0.6VO	83
+12VSUS		+12VSUS	28,49,81,91
+5VSUS		+5VSUS	41,52,64,81
+3VSUS		+3VSUS	4,20,21,22,23,24,25,26,28,30,31,41,51,53,62,74,81,92
+1.8VSUS		+1.8VSUS	9,24,26,84
+1.0VSUS		+1.0VSUS	26,82
+12V		+12V	4,57,91
+3V		+3V	25,31,45,57,91
+1.8V		+1.8V	16,57,91
+1.2V		+1.2V	4,7,16,17,18,57,83
+1.0V		+1.0V	3,5,7,9,25,32,57,91
+12VS		+12VS	31,57,91
+5VS		+5VS	31,36,45,48,50,57,69,80,87,91
+3VS		+3VS	3,4,20,21,22,23,24,30,31,32,36,41,44,45,48,49,50,51,53,56,57,62,64,74,87,91,92
+1.8VS		+1.8VS	36,49,57,91
+0.6VS		+0.6VS	16,17,57,83
+VCCPRIM_CORE		+VCCPRIM_CORE	26,82
+VCCIO		+VCCIO	3,5,7,9,57,91
+VCCSA		+VCCSA	7,80
+VCCGT		+VCCGT	6,80
+VCORE		+VCORE	5,6,80
+3V3_MAIN		+3V3_MAIN	57,74,85,91
+1V8_AON		+1V8_AON	57,70,72,74,75,87,90,91
+1V8_MAIN		+1V8_MAIN	57,70,71,72,74,75,91
+FBVDDQ		+FBVDDQ	57,71,75,76,77,86
+PEX_VDD		+PEX_VDD	57,70,71,72,85
+NVVDD		+NVVDD	57,75,87

FOR POWER TEST




BATTERY IN DETECT



<Variant Name>

PEGATRON Title : POWER_SIGNAL PEGATRON PROPRIETARY AND CONFIDENTIAL		
Engineer: Adams Lin		
Size Custom	Project Name HE4EA	Rev 1.1
Date: Wednesday, March 29, 2017	Sheet 93 of 94	



Design rating

(5mA)

(5mA)

(0.209A)

(0.24A)

(4.051A)

(0.7A)

(0.078A)

(4.044A)

(1.134A)

(0.06A)

(2.1A)

(1.544A)

(1.872A)

(0.114A)

(4.48A)

(0.48A)

(0.136A)

(0.8A)

(0.16A)

(0.4A)

(4.6A)

(1.8A)

(1.8A)

(1A)

(27.9A)

(21A)

(18A)

(4A)